Jump to content

Need help in Computer Architecture - Cache!!

joseph1125
in Homework Help

Featured Replies

Consider a single-level cache with an access time of 3 ns, a line size of 32 bytes,
and a hit ratio of H = 0.95. Main memory uses a block transfer capability that has
a first word (2 bytes) access time of 40 ns and an access time of 5 ns for each
word thereafter.

(a) What is the access time when there is a cache miss? Assume that the cache
waits until the line has been fetched from main memory and then re-executes for
a hit.

(b) Suppose that increasing the line size to 64 bytes increases the H to 0.97. Does
this reduce the average latency?

Archived

This topic is now archived and is closed to further replies.

Go to topic listing

Important Information

We have placed cookies on your device to help make this website better. You can adjust your cookie settings, otherwise we'll assume you're okay to continue.

Configure browser push notifications
Chrome (Android)
  1. Tap the lock icon next to the address bar.
  2. Tap Permissions → Notifications.
  3. Adjust your preference.
Chrome (Desktop)
  1. Click the padlock icon in the address bar.
  2. Select Site settings.
  3. Find Notifications and adjust your preference.